Abstract-The large magnitude of supply/ground bounces, which arise from power mode transitions in power gating structures, may cause spurious transitions in a circuit. This can result in wrong values being latched in the circuit registers. We propose a design methodology for limiting the maximum value of the supply/ground currents to a user-specified threshold level while minimizing the wake up (sleep to active mode transition) time. In addition to controlling the sudden discharge of the accumulated charge in the intermediate nodes of the circuit through the sleep transistors during the wake up transition, we can eliminate short circuit current and spurious switching activity during this time. This is, in turn, achieved by reducing the amount of charge that must be removed from the intermediate nodes of the circuit and by turning on different parts of the circuit in a way that causes a uniform distribution of current over the wake up time. Simulation results show that, compared to existing wakeup scheduling methods, the proposed techniques result in a 1-2 orders of magnitude improvement in the product of the maximum ground current and the wake up time.
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I. INTRODUCTION
T HE most obvious way of reducing the leakage power dissipation of a VLSI circuit in the STANDBY state is to remove its supply voltage. Multithreshold CMOS (MTCMOS) technology provides low leakage and high performance operation by utilizing high speed, low transistors for logic cells and low leakage, and high devices as sleep transistors. Sleep transistors disconnect logic cells from the power supply and/or ground to reduce the leakage in sleep mode. More precisely, this can be done by using one pMOS transistor and one nMOS transistor in series with the transistors of each logic block to create a virtual ground and a virtual power supply as depicted in the left-hand side of Fig. 1 . In practice, only one transistor is necessary. Because of the lower on-resistance, nMOS transistors are usually used. In the ACTIVE state, the sleep transistor is on. Therefore, the circuit functions as usual. In the STANDBY state, the transistor is turned off, which disconnects the gate from the ground. To lower the leakage, the threshold voltage of the sleep transistor must be large. Otherwise, the sleep transistor will have a high leakage current, which will make the power gating less effective. Additional savings may be achieved if the width of the sleep transistor is smaller than the combined width of the transistors in the pull-down network. In practice, Dual CMOS or MTCMOS is used for power gating [1] , [2] . In these technologies there are several types of transistors with different values. Transistors with a low are used to implement the logic, while high-devices are used as sleep transistors.
To guarantee the proper functionality of the circuit, the sleep transistor has to be carefully sized to decrease the voltage drop across it when the sleep transistor is turned on. The voltage drop decreases the effective value of the supply voltage that the logic gate receives. In addition, it increases the threshold voltage of the pull-down transistors due to the body effect. This phenomenon, in turn, increases the high-to-low transition delay of the circuit. The problem can be solved by using a large sleep transistor. On the other hand, using a large sleep transistor increases the area overhead and the dynamic power consumed for turning the sleep transistor on and off. Note that because of this dynamic power consumption, it is not possible to save power for very short idle periods. There is a minimum duration of the idle time below which power saving is impossible. Increasing the size of the sleep transistors increases this minimum duration.
Since using one transistor for each logic gate results in a large area and power overhead, one transistor may be used for each group of gates as depicted in the right-hand side of Fig. 1 . Notice that the size of the sleep transistor in this figure ought to be larger than the one used in Fig. 1 . To find the optimum size of the sleep transistor, it is necessary to find the vector that causes the worst-case delay in the circuit. This requires simulating the circuit under all possible input values, a task that is not possible for large circuits.
In this technology, also called power gating, wake up latency and power plane integrity are key concerns. Assuming a sleep/wake up signal provided from a power management unit, an important issue is to minimize the time required to turn on the circuit upon receiving the wake up signal since the length of wake up time can affect the overall performance of the VLSI circuit. Furthermore, the large current flowing to ground when sleep transistors are turned on can become a major source of noise on the power distribution network, which can, in turn, adversely impact the performance and/or functionality of the other parts of the circuit. There is tradeoff between the amount of current flowing to ground and the transition time from the sleep mode to the active mode.
In this paper, we introduce an approach for reducing the transition time from sleep mode to active mode for a circuit part while assuring power integrity for the rest of the system by restricting the current that flows to ground during the transition. The problem is to minimize the wakeup time while constraining the current flowing to ground during the sleep to active mode transition. During the process we will also consider another important objective: limiting the number of sleep transistors. This paper is the extended version of the conference paper publication [3] .
Section II describes the previous work. In Section III, we present the key observations that our technique is based on. Section IV presents problem statement and our method for graph modeling of the problem. A two-step solution is offered in Section V while an improved method is introduced in Section VI. Alternative approaches for reducing the ground bounce are proposed in Section VII. Simulation results are presented in Section VIII. Section IX concludes the paper by briefly summarizing our results.
II. PREVIOUS WORK
Optimal sizing of the sleep transistors for an arbitrary circuit to meet a performance constraint is an important design problem. Sleep transistors cause logic cells to slow down because of the voltage drop across the functionally-redundant sleep transistors and due to the increase in the threshold voltages of logic cell transistors as a result of the body effect. The performance penalty of a sleep transistor depends on its size and the amount of current that goes through it. In [4] , sleep transistors are modeled as resistors and subsequently sized according to the following approximation for propagation delay:
where is the total load capacitance, is the supply voltage, is the voltage drop across the sleep transistor, is the threshold voltage, and is a constant that models the short channel effects. This delay model is used to bound the performance penalty for the worst-case input vector. In [5] , the authors propose a different method for sizing the sleep transistors. They first size the sleep transistor of each cell to limit the performance degradation to a specified level. Next, they merge sleep transistors whose discharge current patterns are mutually exclusive based on a unit delay model. In [6] , the authors use a more precise delay model to do the same steps. In [7] , the authors propose a power gating structure to support an intermediate power-saving mode and a traditional power cutoff mode. The idea is to add a pMOS transistor in parallel with each nMOS sleep transistor whereby applying zero voltage to the gate of the pMOS transistor the circuit can be put in the intermediate mode. and active modes. In the cutoff mode, the gate of the additional pMOS transistor is connected to . None of these works attempt to minimize the wake up time and the noise generated by the power gating structure and until recently only few researchers have addressed this problem. In [8] , the authors introduce two power mode transition techniques to reduce the ground bounce while turning on the circuit. Instead of quickly turning on a large sleep transistor to suddenly reduce the resistance between the virtual ground and the (actual) ground, they propose to gradually reduce the resistance of the sleep transistor in order to limit the peak current flowing to the ground. This can be accomplished by employing one of the following two methods.
• Parallel sleep transistors (Parallel-ST): Use of parallel-connected sleep transistors with gradually increasing widths (cf. Fig. 2 .) The sleep transistors are turned on in several time steps, starting from the smallest one. Since the voltage of the virtual ground is initially at its maximum value, a relatively high resistance value is used to discharge it; this limits the peak current. In the subsequent time steps, the resistance of the path between virtual and actual grounds is reduced by turning on wider sleep transistors.
• Staircase sleep signal (Staircase-SS): Use of a single sleep transistor, but turning it on gradually. Initially a voltage less than is used to weakly turn on the sleep transistor and thus, somewhat reduce the voltage of the virtual ground. In subsequent steps, the sleep transistor is turned on more strongly to further reduce the resistance between the virtual and actual grounds.
The two methods of [8] are restricted to using one sleep signal for the entire circuit block and provide only a temporal solution to the peak current flow problem. In contrast, in this paper, we provide an efficient spatio-temporal solution with its supporting power gating structure (i.e., with the ability to turn on different logic cells in the circuit block at different times.) This solution enables us to minimize the wake up time subject to an upper bound constraint on the total maximum current through the sleep transistors.
III. KEY OBSERVATIONS
It is a well known fact that there is no need to have both nMOS and pMOS sleep transistors to encapsulate a logic cell. In particular, nMOS sleep transistors can be used to separate the (actual) ground from the virtual ground of the logic cell. Upon entering the sleep mode, a circuit block is disconnected from the ground. This causes the voltage levels of some intermediate nodes in the circuit block to rise toward . When the circuit block is woken up, the nodes will transition to zero. This transition, in turn, causes the logic cells in the immediate fanout of the node to carry a potentially large amount of short circuit current as explained next. Consider the inverter chain shown in Fig. 3 , which is connected to the ground through an nMOS sleep transistor. If the input of the circuit is low, then, in the active mode (i.e., ), , and . When entering the sleep mode, the voltages of and do not change, but the voltages of and gradually increase and will be equal to if the sleep period is long enough (note the driver of signal is not controlled by the SLEEP signal). This happens because the leakage through the pMOS transistors will charge up all the floating capacitances. Fig. 4 shows the voltage waveforms of nodes and generated by HSPICE simulation. While turning on the sleep transistor, nodes and discharge as depicted in Fig. 5 . As one can see when the voltage of quickly reaches its final value, the voltages of and are still between zero and . This results in a significant amount of short circuit current in the logic cells driven by nodes and since these nodes turn on both transistors of the inverters present in their fanout.
The current shown in Fig. 6 flowing through the sleep transistor is the result of not only discharging the accumulated and in the inverter chain example), but also the short circuit current flowing through some logic cells of the circuit (e.g., the third inverter in the chain which is driven by signal ). The smaller the number of nodes that are discharged, the smaller the amount of current that flows to ground.
The objective is to design a power gating structure and a wake up strategy to minimize the wakeup time while constraining the current flowing to ground during the sleep to active mode transition. Our approach is driven by the desire to avoid short circuit currents and spurious transitions by turning them on at proper times.
The basic idea is to turn on each cell only if the voltage levels of the logic cells in its fanin have already reached their final values.
Consider an inverter chain with one sleep transistor per cell as depicted in Fig. 7 .
If we turn on the sleep transistors one at a time starting from the first inverter on the left, the short circuit current will be zero. The reason is that when each cell is turned on, its fanout cell continues to stay in the sleep mode. Therefore, the possible transition of the output node of the logic cell does not result in any short circuit current in its fanout cell. Furthermore, there will be no spurious transition in the circuit since the inputs of the logic cells that have been turned on will not change at a later time. Fig. 8 shows the total current flowing to ground while turning on the circuit of Fig. 7 by employing this wake up strategy. As we can see, compared to the data of Fig. 6 , the maximum current in Fig. 8 is reduced from 375 to 280 A.
There are several peaks in the current waveform of Fig. 8 . This is due to the fact that the sleep transistors are turned on in four steps. This obviously increases the wake up time. Note that in Fig. 7 , we can simultaneously turn on the first and third inverters before turning on the second and forth inverters without producing any short circuit current. This will reduce the wake up delay of the circuit. In Section IV, we use a constraint graph to capture the zero-short-circuit current requirement for the power gating structure.
It is important to mention that when a cell in the circuit is composed of multiple stages of logic, it is not possible to eliminate the short circuit current inside the cell, i.e., we eliminate short circuit current of single stage cells only.
IV. CONSTRAINT GRAPH AND PROBLEM FORMULATION
It is assumed that the circuit has been in the sleep mode for a sufficiently long period of time (about 100 s as can be seen in Fig. 4 ) so that the output voltages of all its logic cells have risen to their final steady-state level. In addition, the vector that is applied to the circuit primary inputs when entering the sleep mode and during that time period is known. This vector, which we call the sleep vector, remains unchanged during the wake up time. In some circuits, the primary input vector is fixed and known when the circuit is in the sleep mode. If this is not the case, the input vector may be set to a desired sleep vector value, e.g., the minimum leakage vector (MLV) value. A number of researchers have worked on identifying MLV. For instance, Abdollahi et al. [9] describe a method to compute the MLV for a circuit by formulating and solving a Boolean satisfiability problem.
The constraint graph , is a weighted directed acyclic graph. Each vertex , in the graph corresponds to a logic cell in the circuit. There is a directed edge from to exactly if is in the immediate fanout of and the output of transitions from 1 to 0 during the circuit turn-on time under the specified sleep vector. There is a positive weight , associated with the edge , where denotes the time required for the output of cell to settle to its final value when its associated sleep transistor is turned on. Notice that values could be incorporated in the graph as weights of nodes rather than edges. However, as will be seen later, these weights will be combined with another set of weights that should necessarily be defined on the edges. It is for this reason that we have defined as edge weights. is calculated by circuit simulation as follows. Since the sleep vector is known and each logic cell is turned on only after all its fanin cells have settled to their final values, the input values of the logic cell are known at the time that the sleep transistor is turned on. Therefore, we can simulate the cell under the specific sleep vector value to find and the current profile of the cell (i.e., ) after its sleep transistor is turned on at . Notice that for or . Furthermore, let us denote by the time at which the wakeup signal for turning on the sleep transistor associated with cell arrives and refer to it as the turn-on time of cell . To guarantee that there is no short circuit current during the wakeup time, the following constraint must be enforced:
The contribution of to the total discharge current at time is and the total turn-on current is , where the summation is taken over all cells . The total wakeup time is the time that the output of the last cell has settled to its final value, i.e.,
, where the maximum is taken over all cells . The objective is to minimize while limiting the total turn-on current by a given threshold, i.e.,
. Logic cells with the same turn-on time can share a single sleep transistor. It is beneficial to limit the number of sleep transistors since it reduces the routing complexity. In our approach, we minimize the number of sleep transistors by matching the turn-on times of as many logic cells as possible without violating the aforementioned constraints. Consequently, all cells in the circuit are grouped into a minimum number of clusters. A single sleep transistor is allocated to each logic cell cluster, and a sleep/wake up signal is assigned to each such sleep transistor. The size of sleep transistors can be determined by using well known methods, e.g., those in [5] and [6] . Clustering is done in such a way that the total turn-on current of each cluster does not exceed the given threshold . Let denote the clusters. Then the turn-on current of cluster is . A necessary condition to prevent the flow of short circuit current during the wakeup time may be stated as follows. For cells and to belong to the same cluster, , i.e., no edge can exist between and in the constraint graph. Unfortunately, this condition alone does not guarantee zero short circuit current. The sufficiency condition shall be described in the context of the cluster constraint graph defined as follows.
We define a new directed graph called the cluster constraint graph. Vertices of this graph correspond to clusters . There is an edge from to in exactly if there is at least one edge from some node of to some node of in the original constraint graph . There is a positive weight associated with each edge in . The edge weight is calculated as follows: . Clearly, if there is an edge (in the constraint graph ) where both and are in the same cluster, their corresponding logic cells will be turned on at the same time, and the output of node will be making a falling transition. Hence, a significant amount of short circuit current can flow through cell (cf. discussion following Fig. 5) , which is undesirable. To avoid this scenario, we shall show as follows that there ought not to exist any directed path between any two vertices in the same cluster (this path evidently goes through some vertices outside that cluster). Although is acyclic (assuming combinational logic circuits), there is no guarantee that a clustering solution will result in an acyclic . An example is provided in Fig. 9 , where there exists a cycle between clusters and . Clearly, there is no way to schedule and to avoid short circuit current. If is turned on after , there will be a cell driving another cell which is already on. Therefore, cell will consume the short circuit current. A similar problem arises if is turned on first. Hence, to avoid the flow of short circuit current during the circuit wakeup process, must be acyclic. To achieve this requirement, the following constraint is enforced on the clusters. If nodes and are in the same cluster , then there ought not exist any directed path from to or vice versa in the constraint graph .
To better explain the clusters in the context of the constraint graph, we may construct , the complement of graph , as follows.
is an undirected graph with vertex set . Furthermore, there exists an undirected edge between and in exactly if there exists no directed path between and in graph . The vertices that belong to the same cluster will create a clique in graph . A clustering of the cells in corresponds to a partitioning of the vertices of into a number of cliques. For each clique in , the summation of turn-on currents of cells that belong to that clique should not exceed . Consider a clustering of the cells where a sleep transistor is assigned to each cluster. The problem is to determine the turn-on times of the clusters so as to minimize the overall circuit turn-on time without causing short circuit current or violating the limit.
The constraint imposed on the sleep (or wake up) signal scheduling by the presence of an edge in is where and are the turn-on times of clusters and , respectively. For a given ordering of clusters, , it may be possible to shift the current waveforms of two clusters and to overlap one another without violating the constraint . The question is how close and can be scheduled without violating the constraint. To address this problem, we augment with a new set of weighted directed edges as follows:
where is the waveform shifted right on the time axis by an amount (cf. Fig. 10 ). Next, we combine edge weights and to construct new edge weights, which capture both constraints One may think that is always larger than (or equal to)
. This is, in general, untrue because is defined by voltages whereas is defined by currents. Furthermore, most of the time, branch currents change slowly after node voltages have made their transitions. Therefore, can indeed be greater than . For the given ordering of clusters, the minimum turn-on time can be described as , which is the weight of a path in graph with edges going through each vertex exactly once plus . Section V presents an algorithm to minimize the turn-on time for an arbitrary combinational circuit.
V. TWO-STEP APPROACH FOR CLUSTERING AND SCHEDULING
With these definitions and observations the precise problem statement is as follows.
• • Logic Cell Cluster Generator: We partition logic cells in the target circuit into a number of disjoint clusters and assign exactly one sleep transistor with one sleep/wake up signal to all the cells in each cluster. The goal of clustering is to minimize the number of clusters such that the total turn-on current flowing through the sleep transistors associated with each cluster does not exceed .
• Inter-Cluster Sleep Signal Scheduler: Consider a single sleep signal that drives the sleep transistor of a cluster. The goal of wake up signal scheduling is to provide the ordering and relative timing of the activation signals for the sleep signals in the circuit to minimize the overall wake up time while limiting the total current flowing to ground to . In this section, we solve the WSS problem by solving each of the clustering and scheduling problems separately and sequentially. Based on the discussion in Section IV, since short circuit currents can be avoided by an appropriate turn-on strategy, which, in turn, reduces the total , we do clustering and scheduling in a way that short circuit currents are eliminated.
• Notice that we aim to minimize the number of clusters in order to reduce the number of sleep signals that are required in our proposed power gating structure. This will in turn simplify the power management circuitry. While using one sleep signal per cluster may seem costly, it is notable that in [11] , a sleep signal tree (which is merely an inverter tree) similar to a clock tree has been proposed to drive large sleep transistors used in power gating structures. It is, therefore, possible to generate different timing for sleep signals going to different clusters by simply inserting delay elements (buffers) in the sleep signal tree.
In nanometer scales, process/voltage variations may cause delay variations in the power-gated cells and the buffers activating the sleep signal. It is desirable to minimize such variations and their potentially adverse effect on the performance of the proposed power gating structure and power mode transition strategy. There is no better solution than trying to minimize the process and voltage/temperature-induced delay variations through advanced manufacturing processes and appropriate circuit optimization. In addition, one may alleviate this problem is by placing buffers near the corresponding logic clusters. As a result, delay variations of power-gated logic cells and the sleep signal drivers will be correlated.
• Sleep Signal Scheduling (SSS) Problem: Determine values to minimize the total turn-on time subject to and constraints.
As described in Section IV, the minimum turn-on time can be described as , which is the weight of a path in graph that goes through each vertex exactly once plus . To consider the settling time of the last cluster, we add a dummy vertex to the graph with no outgoing edges and the following incoming edges:
, for all . A scheduling of the clusters corresponds to a Hamiltonian path in the cluster constraint graph. More precisely, the WSS problem may be stated as follows: "Find the minimum weighted directed Hamiltonian path on graph with edges ." Recall that a Hamiltonian path between two vertices of a graph is one that visits each vertex of the graph exactly once [13] , [14] . Clearly, a Hamiltonian path of must end up on dummy node, , which has no outgoing edges. The start vertex can be any other node of . There are many heuristics for solving the minimum Hamiltonian path problem, which is an NP-complete problem [13] , [14] . However, because the number of clusters is usually small even for a large circuit, use of an exhaustive search for solving the minimum Hamiltonian path is also feasible.
The scheduling step results in the optimal turn-on times for a given ordering of clusters. If the number of clusters is small, it is possible to exhaustively try all possible orderings, and thereby, find the best ordering. Otherwise, an ordering of clusters can be arbitrarily or heuristically selected. One heuristic could be as follows. Select an arbitrary cluster as the first cluster to be scheduled to wake up. Next, find the next cluster that minimizes (i.e., for every ) and continue in the same way (i.e., at step ). In practice, since the shape of the current profile of clusters is very similar, the initial ordering used in our algorithm is not important. Note that in our method by changing the value of the maximum current bound, the wake up time can be reduced.
VI. SIMULTANEOUS CLUSTERING AND SCHEDULING
In Section V, we solved the WSS problem by solving each of the clustering and scheduling problems separately and sequentially. However, these two steps are not independent. The heuristic used for clustering returns only one solution out of many possible solutions. The result of scheduling depends on the solution provided by the clustering algorithm. The optimality of the overall result for the WSS problem depends on our choice of clustering solutions among many. However, it is not practical to examine all clustering solutions to find the minimum turn-on time. This is the main reason that in the previous we adopted the two-step approach in which the clustering is done without any regard to its effect on the scheduling part.
In this section, we propose a new technique where clustering and scheduling are done simultaneously and the overall objective (minimum turn-on) is targeted continuously throughout the algorithm. This technique is also a heuristic but tends to produce better results compared to the two-step approach (cf. our experimental results).
The WSS problem is analogous to the task scheduling problem where the constraint graph corresponds to a data flow graph and logic cells correspond to tasks. This analogy is useful in developing our algorithm, simultaneous clustering and scheduling (SCS).
First, we determine the set of all cells (vertices), , that can be scheduled to turn on at . includes those vertices that have no incoming edges in the constraint graph. We are to select a subset of to form the first cluster which is scheduled to turn on at
. If the total turn-on current of cells in is less than , then the first cluster will include all of the cells in . Otherwise, we must select to minimize . Next, we move on to cluster which will be scheduled to turn on at , where was defined in Section IV. Again, we identify the set of all vertices that are not in , but can be included in . In particular, each vertex should either have no incoming edges or if there is an incoming edge , then must have already been included in . We select to minimize (in general, ) subject to . We continue in this manner to construct until all cells have been placed in some cluster.
At , where have already been computed, is easily obtained as explained next. Recall that includes all remaining vertices that have no incoming edge or if there exists an edge , then has already been included in previous clusters, i.e.,
. Now, we describe how to determine with the objective of minimizing while not violating the constraint . For each cell in if adding to does not violate the constraint, we will include in . Otherwise, (i.e., if adding to violates the constraint) we will consider replacing it with a cell if such a replacement does not violate the constraint and reduces . In fact, we select to be a cell in that results in the maximum reduction in while not violating the constraint. The pseudocode of the SCS algorithm is provided.
VII. INPUT-DRIVEN SLEEP TRANSISTOR TYPING
In the previous sections, we saw how the short circuit current can be avoided when turning on a circuit. Another approach to eliminating the short circuit current during the wakeup is to judiciously use an nMOS or a pMOS sleep transistor for each logic cell in the circuit [we call this technique input-driven sleep transistor typing (ISTT)]. The basic idea is that, for the given sleep vector, if the output of a logic cell in the circuit is logic 1, then an nMOS sleep transistor will be used to disconnect that cell from the ground; otherwise, a pMOS sleep transistor will be used to disconnect the output from as shown in Fig. 11 . With this simple ISTT algorithm, we ensure that every logic cell uses the type of the sleep transistor that minimizes the leakage current through the off-path of the logic cell through the well-known sleep transistor induced stack effect [12] . As a result, the output of every logic cell under the given sleep vector is driven to a hard zero or one logic level. Therefore, no logic cell will have a floating output node (which would have resulted in intermediate signal values changing during the sleep mode thereby causing a potentially large short-circuit current during transition to the wakeup mode). Furthermore, in this case, the only floating nodes in the circuit are some of the internal nodes of logic cells (e.g., the shared diffusion area between source of the nMOS driver transistor and drain of the nMOS sleep transistor in the first stage of the inverter chain of Fig. 11 ). These internal floating nodes can change during the sleep mode, and therefore, there will be some current dissipation on wakeup time to recover their correct values. However, this current is significantly less than the current that will flow thru the circuit when only nMOS sleep transistors are used. The reason, is that in the latter case, not only some of the internal nodes of logic gates are floating, but also, on average, half of the output nodes of the logic cells (which typically drive larger capacitances), will be floating. Therefore, the peak current on circuit wakeup tends to be much larger than the case with ISTT.
The shortcoming of using nMOS sleep transistors for some gates and pMOS for others is that the delay overhead in the active mode is potentially twice that of the case with only nMOS sleep transistors. The reason is that in ISTT method, the delays of all logic cells on the critical path of a circuit are degraded, whereas the delays of only half of the logic cells are degraded when all sleep transistors are nMOS-type. Notice that it is possible to combine the ISTT technique with the WS technique to achieve even better results by scattering in time the current that must flow to the ground, thereby, reducing the peak current (ISTT WS).
The ISTT WS method shares many common steps with the WS method, the difference is that in the WS method, all sleep transistors are of the same type, whereas in the ISTT WS method, some cells use pMOS sleep transistors while some use nMOS sleep transistors. In the ISTT WS method, an edge in the constraint graph is placed if a transition occurs at the output of a cell while switching to the active mode. Notice that in the ISTT WS method, transitions in both directions are possible during the wake up period (compared to the WS method where only 1-0 transitions are possible.) Other parts of the WS and ISTT WS algorithms are similar.
VIII. EXPERIMENTAL RESULTS
We used HSPICE to find the delay and current profile of each logic cell in a 0.18-m standard cell library for a given sleep vector for all possible input combinations to the logic cell. Next, we applied our algorithm to a number of circuits from the ISCAS test benchmark suite. Table I provides the amount of charge that is flowing to the ground during the wakeup time and the amount of charge that is sourced from the power supply during the same time. We report results for the following techniques: a single (properly sized) nMOS device is used as the sleep transistor for the entire circuit (named Single-N), the two techniques of [8] Table I with a " " separator. All data in the tables are generated with a 1.8-V
. The clock cycle time for each circuit was set to the worst-case delay.
We observe that the ground current dominates the supply current for techniques that only use nMOS sleep transistor. This is because in the former case a lot more nodes (that were incidentally charged up during the sleep time) will have to be discharged to to assume their correct values at the onset of the circuit wakeup. The situation is reversed when both nMOS and pMOS sleep transistors are in use (ISTT and ISTT WS). The reason is that the charges accumulated in cells with pMOS (nMOS) sleep transistors are drawn from the supply (are sunk to ground). The ratio of these two current components depends on the sleep transistors sizing, which is, in turn, performed to achieve equal transition times in the active mode (pMOS transistors are sized nearly as twice the size of nMOS transistors). Compared to previous techniques (single ST, staircase SS, and parallel ST), the WS technique reduces the amount of charge flowing to the ground during wakeup. Further reduction can be achieved by using a mixture of nMOS and pMOS transistors in the circuit to reduce the number of internal nodes that need to be discharged during the wake up time. This is seen by the significant reduction in the amount of charge that is flowing to the ground for ISTT and ISTT WS methods. Table II shows the maximum current of the ground and supply lines for all of the previous techniques. For parallel-ST, we have used the worst-case delay of the circuit as the period of a clock signal, which is then used to turn on the sleep transistors in multiple cycles. To make the comparisons meaningful, we set the constraint for the WS algorithm to the best that is achieved by parallel-ST and staircase-SS. As one can see, our proposed techniques reduce the maximum current of ground more than any other technique. The values for ISTT are higher than that for WS or ISTT WS because we have not restricted the ground current for ISTT. Table III shows the wakeup time and the product of the maximum ground current and the wake up delay for all techniques.
In terms of the product of maximum ground current and wake up time, again our proposed techniques (WS and/or ISTT) are superior to the previous ones by between 1-2 orders of magnitude. Note that this means for a given maximum current threshold, the wake up delay of our technique is much smaller than the other methods. From the table it is also clear that using both nMOS and pMOS sleep transistors increases the maximum supply current, however, the amount of charge that is flowing to the ground is significantly reduced compared to staircase-SS and parallel-ST. Note that for all circuits, the wakeup time calculated by our proposed techniques was less than one clock period. We also used SCS algorithm for turning on the benchmark circuits. Table IV compares the wakeup times and maximum ground currents of SCS and WS algorithms. The table shows that the SCS algorithm improved the wakeup delay by 10%-15% over the WS algorithm while maintaining approximately the same . This result is expected since the SCS algorithm performs the clustering and scheduling simultaneously.
In another experiment for parallel-ST and staircase-SS methods, we uniformly distributed the sleep signal arrival times within a single clock cycle (in data reported previously, we used multiple clock cycles per [8] ). Next, we measured the maximum ground current and report the product of this current and single-cycle wakeup time. Results are reported in Table V .
Comparing the products of maximum ground current and wake up time of our method in Table III and those in Table V , we conclude that our techniques maintain the advantage (between one and two orders of magnitude) over staircase-SS and parallel-ST techniques even when they are implemented in a single cycle by between one and two orders of magnitude. Note that the wakeup times reported in Table V were calculated as the summation of the time required to apply the wakeup signals and the time required for all nodes in the circuit to settle. As stated earlier, it is not possible to eliminate the short circuit current inside cells with multiple logic stages. The standard cell library used for these experiments includes several such cells. The reported current values account for the internal short circuit current of these multistage logic cells.
IX. CONCLUSION
We introduced a new method for reducing the wake up time and maximum current flowing to ground for power gating structures. One of the proposed techniques is based on effectively clustering logic cells and scheduling wakeup signals for the clusters to achieve the mentioned objectives. The algorithms provided in this paper have low computational complexity and yet very effective. Experimental results for our methods showed between one and two orders of magnitude improvement in the amount of maximum current going to ground multiplied by the wake up time compared to the previous methods.
